# Introduction to High Performance Computing

Piero Vicini (INFN Rome)

Perugia - June 6, 2017

▲□▶ ▲□▶ ▲目▶ ▲目▶ 目 のへで

- A (very) brief history of Supercomputing
- few key basic concepts: NUMA vs UMA parallel architecture, codes scaling, network,...
- Current technology survey and what is happening in HPC arena
- Next introduction ExaFlops HPC systems
- INFN activity in EU H2020 FET FP
  - ExaNeSt project: recap and status
  - Introduction to EuroExa project

High Performance Computing i.e. Supercomputer From Wikipedia page (https://en.wikipedia.org/wiki/Supercomputer):

- A supercomputer is a computer with a high-level computational capacity compared to a general-purpose computer.
- Introduced in 1960 (Cray): from a few computing nodes to current MPP Mssively Parallel Processors with 10<sup>4</sup> "off-the-shelf" nodes
- It's motivated by the search for solutions of *grand challenges* computing applications in many research fields (see PRACE scientific case for Europe HPC...)
  - quantum mechanics, weather forecasting, climate research, oil and gas exploration, molecular modeling, physical simulations...

Image: A matrix

High Performance Computing i.e. Supercomputer From Wikipedia page (https://en.wikipedia.org/wiki/Supercomputer):

- Performance of a supercomputer is measured in floating-point operations per second (FLOPS) instead of million instructions per second (MIPS).
  - T(era)Flops (10<sup>12</sup>), P(eta)Flops (10<sup>15</sup>), ExaFlops (10<sup>18</sup>), Z(etta)Flops (10<sup>21</sup>)
  - Today n \* 10PFlops vs single workstation less than 1 TFlops...
- *Parallelism* is the key implemented with different approaches:
  - hundreds or thousands of discrete computers (e.g., laptops) distributed across a network (e.g., the Internet) devote some or all of their time to solving a common problem;
  - huge number of dedicated processors are placed in proximity and tightly connected to each other working in a coordinated way on a single task and saving time to move data around.

A B A A B A A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A

## A very brief history of Supercomputing: the beginning...,

Mainly motivated by military needs

- ENIAC (USA 1943), first stored-program electronic computer
- Colossus (UK 1943), successor of Bombe (designed by Alan Turing) and built in Bletchley Park to crack Enigma nazist codes.
- Supercomputers to design nuclear weapons



#### A very brief history of Supercomputing: 2nd generation

1964: Control Data Corporation releases CDC 6600, the first supercomputer



- Single CPU@40MHz, 1-3 MFlops, 4 racks Freon cooled, 10x faster than the powerful computer ever built (IBM 7030)...
- 8 M\$ cost ( $\sim$  60M\$ in today's money)
- designed by the *supercomputers guru* Seymour Cray...



P. Vicini (INFN Rome)

Perugia - June 6, 2017 5 / 70

## A very brief history of Supercomputing: The CRAY era...

1975-1990: vector processors vs multiple scalar

- The "One Million Dollars" question: few, big and fast, or many, small and slow?
- "If you were plowing a field, which would you rather use? Two strong oxen or 1024 chickens?" (S.C.)

## Cray-1

- vector processor
   @80MHz, 133 MFlops
- 5-8 M\$ (25M\$ in today's money), 20-ton compressor for Freon cooling
- innovative shape for short wiring and fast clock



## A very brief history of Supercomputing: The CRAY era...

Cray X-MP, 1982

- 2 vector processors @105MHz, 400 aggregated MFlops
- memory shared



Cray Y-MP, 1988



- 2, 4, or 8 vector processors with a peak of 333 MFlops each (-> 2.6GFlops!!!)
- memory shared
- dedicated OS: UNICOS
- followed by successful C90 series

## A very brief history of Supercomputing: The MPP era...

1990 -> The attack of Killer Micros, Eugene Brook's talk at Supercomputing90

- Massively Parallel Processor (MPP) era had begun, BUT vector processing do not allow to scaling to hundred processors systems
- from shared memory to Distributed memory, Message passing and "exotic" network

#### Intel iPSC Hypercube, 1985



- 32-128 nodes (286 + 287 coprocessor)
- 8 Eth ports per node -> 5-Dim hypercube topology
- iPSC860 -> Intel Paragon systems...

#### **Connection Machine**

CM-1 (1985), CM-5 (1991)

- CM-1: 65k SIMD processors arranged in Hypercube
- CM-5: MIMD, 1024 processors, 59.7 GFlops, 1st TOP500 leader...



## A very brief history of Supercomputing: The MPP era...

INFN APE (Array Processor Experiment) is a 30 Years old project...

- Several generations of MPP systems (APE1, APE100, APEmille, apeNEXT)
- Custom FloatingPoint and 3D Torus interconnect optimized for LQCD application



## A very brief history of Supercomputing: The Cluster era...

- In 1994, Becker and Stirling built the first *PC Cluster*, with standard PCs and commodity network
- Each PC has its own private memory space and, in principle, different OS
- Low cost, scalable, leverages on CPU improvements, MP programming,...



- From mid 2000 *a Cray inside my cellphone*: introduction of powerful *GPGPU* used as accelerators.
- Most of current TOP500 ranking list are **Hybrid Supecomputers** based on clusters. Main differences due to:
  - CPUs (x86 multi-core, Power, custom)
  - FP accelerators (GPGPU, MIC, FPGA,...)
  - network technology (ethernet, Infiniband, Myrinet,...)
  - network topology (Fat-tree, Torus,...)

#### INFN 3D Torus for Hybrid PC Clusters



A B A B A
 A
 B
 A
 A
 B
 A
 A
 B
 A
 A
 B
 A
 A
 B
 A
 A
 B
 A
 A
 B
 A
 A
 B
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A

## INFN 3D Torus for Hybrid PC Clusters

# QUOnG: GPU+3D Network FPGA-based

QUonG (QUantum chromodynamics ON Gpu) is a comprehensive initiative aiming to deploy an GPUaccelerated HPC hardware platform mainly devoted to theoretical physics computations.

- Heterogeneous cluster: PC mesh accelerated with highend GPU (Nvidia) and interconnected via 3-D Torus network
- \* Added velue:
  - tight integration between accelerators (GPU) and custom/reconfigurable network (DNP on FPGA) allows latency reduction and computing efficiency gain
  - Huge hardware resources in FPGA to integrate specific computing task accelerators
    - ASIP, OpenCL (in the future...)
- Communicating with optimized custom interconnect (APEnet+), with a standard software stack (MPI, OpenMP, ...)
- Community of researchers sharing codes and expertise (LQCD, GWA, Laser-plasma interactions, BioComputing, Complex systems....)



#### HPC measure and compare: the TOP500 list

Web site: www.top500.org

- Based on a common benchmark: LinPack, a package for linear algebra
- *www.top*500.*org*/*resources*/*posters and materials*/ for a bit of history (1993-...)

SASE	त्राह	SYSTEM	ccer:	ITPLOTVS.	RPEAK ITPLOP.91	POWER IKM
100	Kana ban Tagan Sara Gargina Oʻka	Same 2 (Makyling, 3) - He Exercise Dama: Institute Sciences 2 (Mar) 2.55 Ells, 14 Sciences 2, Edd Sciences 1940 94127	3/50.8	) (or -	-41472	17,40
* ?	(1994) Y (All All All All All All Andreas La Lang, Alay) Unitad Sectors	<ul> <li>Theorem 1998 Area (Constrained State) (Constrained St</li></ul>	- V4	17,80	75.0	22.8
1	CODMINENTLINE United Sector	Sequels - Oran Darw N, Nover-DOC 196 1983 D. C. Custom MH	1252.5	17,172.2	X :27	7,876
-	(1.42): Advardski hadvara (n. 1974) 13. algund 4. algund 19. algund 19. (1974) 19. algund	K computer STATO(AVEE/2004)2. Tota = 1	765.68	122.03	1183/	12,560
te:	071/12/Separat Reform Laboratory Line 20.0 v	Mine - Electrical, Proved 200, 300 - Altore, Parkar Mine	765,430	3.08.6	3.882	24.6
4	COSH-SOCIALISH: Gale XLAN	Triains - Eng 2043, New So-3556-3150 - 2098: Proceeding and Eng St.	30.8	212.5	(175)	
P. Vici	ni (INFN Rome)	OSC School 2017		Peru	igia - June	6, 2017

### HPC measure and compare: the TOP500 list



#### PERFORMANCE OF COUNTRIES





#### Computing power vs Energy: Green500 list

# TOP500 Web site: www.green500.org

#### The Green500 List

Hendlinks are instantian 3014 Tes Grand Channey of Shine supercomption are self-see the U.

niserum Park	HILDPAW	1990	Corecet	100
10	408.34	Gard Cartel race instance. Remotes	ISABAGAN ING KANANANAN TERBERAKAN KANANAN BESERI (2002) ING HALI MINAN ING KANANGAN	935
18	<u>жла</u>	Contrage on vessely	M - set that the transmission way share the theory includes in the set of the transmission $M$	UZAZ .
3	4,07.04	Grin & Drig Allow Brinning Ministry 21-General	HA ROOT TO THE WORLDW TO BE UNDER WORLD TO COMPANY AND A THE COMPANY AND A THE COMPANY AND A THE COMPANY AND A	7967
4	3,081,0	2002 (4)	Carterio, Alexiente Islam, B. 2008 desire, de Alex- el Status (2012) (646, de la las 14 406 Notas (18))	45.4%
10	3,196.51	Gelen Nulley of Departmentality 15: dec (1940)	To Date - One ACID, Association to 2 actions. Alter mention - ACID - Scills. White a fraction of the scills.	1,70584
	4/13/3 <del>9</del>	PICAED HPG Caster- 12, en regins Mathematik	NUMBER - DA - RAZI (CZ C. ONE A - DA -	8.90
1	201872	care	25 ND G70 01484Kito 010 2571, Xien ES-253 45 2018 - Ministra 1776, Maria 2704	65.05
<b>I</b> .(	2,191.05	Naro Darrie, rogo initrae di Technology	Table Course - Charter - Official and a structure of a 2000 ftm with send CCR. IN 7004 KOre	\$2765
<b>R</b> ()	ajira ne	Ngina yi sima akini mi QgA	HAD TO DE AVELOCE MY, MAR STALLARD, A 1000 ABOV MIN SANGTOR, MARCH 1000	12.00
10	2,078,11	Frankel of the	1 (4) A 10 (2010), (1) A 10 (2010) A 10 (2010), (2) (2) (2) (2) (2) (2) (2) (2) (2) (2)	595

#### TOP500: Tianhe-2

- 16000 nodes (2Xeon+3PHI);
- Peak: 54,9 PFlops, Sust: 33,8 PFlops;  $\epsilon = 62\%$ ; Power: 17,8MW





#### TOP500: Titan

- 18000 nodes (1 Xeon+1 K20x);
- Peak: 27,1 PFlops, Sust: 17,6 PFlops;  $\epsilon = 65\%$ ; Power: 8,2MW







P. Vicini (INFN Rome)

OSC School 2017

Perugia - June 6, 2017

#### Performance...

In the past, scaling to high(er) performances was an "easy"

game...



ENIAC 1943: 18000 tubes == 5000 transistors

a take take	the de tra	
	-	
122.0	185	
1.04 m	Autor and	11,237
BAL III	ET 230-14	Hora m.
****	- 1- 1 C	101249-07/
tu an	20	distant.
A.T. SHARE	and appendi	
10 3	5-19-200	de la compañía de la

ENIAC vs current CPU

P. Vicini (INFN Rome)

Moore's law: transistor density (i.e. computer performance) doubles every 18-24 (!) months



#### "Free lunch is over..."

• Once upon a time, and thanks to the Moore's law, performance scaled with the processor clock frequency...



• From mid of 2000's it's no more true....



#### "Free lunch is over...": the Power Wall

#### The Power Wall

• CMOS technology: current through junctions flows ONLY when (and during) transistor changes state

$$P = C x V^2 x(\alpha f)$$

C = capacitance, V = voltage, f the switching frequency and  $\alpha$  the fraction of gates switching per unit of time

- It exists a technological limit to surface power density. As a consequence:
  - processor clock frequency can not scale up freely...
  - supply voltage can not decrease too much (impact of leakage and errors due to fluctuations...)



## "Free lunch is over ... ": Memory Wall e ILP Wall

#### The Memory Wall

- The GAP between CPU performance and memory devices bandwidth is growing
- The majority of application workloads are *memory limited* so the memory access is a real bottleneck



#### ILP Wall

- Instruction-level parallelism (ILP) is a measure of how many of the operations in a computer program can be performed simultaneously.
- The implicit parallelism in a single computing thread of a processor is quite limited.
  - Try to reorder instructions, reduce to sequence of micro-instructions, aggressive branch prediction but...
  - ... you can't feed the computing units if you are waiting for data memory
  - Additionally, adding functional units to exploit ILP parallelism increase HW complexity —> increase the power dissipation (Power@Wall) > < >

P. Vicini (INFN Rome)

OSC School 2017

Perugia - June 6, 2017

Power wall + ILP wall + Memory wall  $\rightarrow$  Serial hardware Game over...

- Use concurrency as much as you can  $\rightarrow$  parallel architectures: *multiprocessors, multi*-core, *many*-core
  - multi/many computing cores with "low" clock frequency
  - many multi/many cores processors interconnected by efficient networks
  - new programming model able to cope with parallel systems and able to distribute the workload in parallel
- Warning: effective parallel programming (performance next to the theoretical peak) is a BIG issue... (luckily not fully covered in this talk ;-)

#### Amdahl's law

Amdahl's law gives the theoretical *speedup* of the execution of a task at fixed workload that can be expected of a system whose resources are improved.

 If P is the fraction of a computer program that can be parallelized on N computing nodes (1 – P is the non-parallelizable part), the execution time, T(N), is:

$$T(N) = T(1)(\frac{P}{N} + (1-P))$$

• so the speedup is  $S(N) = \frac{T(1)}{T(N)}$  is equal to  $S(N) = \frac{1}{(1-P) + \frac{P}{N}}$ 

#### Amdahl's law

Amdahl's law gives the theoretical *speedup* of the execution of a task at fixed workload that can be expected of a system whose resources are improved.

 If P is the fraction of a computer program that can be parallelized on N computing nodes (1 – P is the non-parallelizable part), the execution time, T(N), is:

$$T(N) = T(1)(\frac{P}{N} + (1-P))$$

• so the speedup is 
$$S(N) = \frac{T(1)}{T(N)}$$
 is equal to  
 $S(N) = \frac{1}{(1-P) + \frac{P}{N}}$ 

• Es: compute P to get 90% of speedup if the number of processing units of the computing system increases from 1 to 100.

$$90 = \frac{1}{(1-P) + \frac{P}{100}} \to P = 0.999$$

• The sequential part (not-parallelizable) of program is to be less than 0.1% (!!!)



## System scalability: strong e weak scaling

• Scalability Scalability of a system respect to an application measures how well latency and bandwidth scale with the addition of more processors.

- Strong scaling: given a fixed size computing problem the *strong scaling* represents its time to solution as a function of (increasing) number of execution processors.
- Weak scaling: weak scaling is the time to solution of a fixed size *per processor* problem varying the number of processors.





- System scalability is affected from *load balancing* 
  - If the average computational load of a single processor is 2x, speedup may be halved...

Parallel architecture: Shared Memory Multiprocessors (SMP)

- Parallel hardware architecture: all processors share *a single memory space*
- Parallel execution (coordination) and data exchange through *shared variables* located in shared memory.
  - Synchronisation primitives (*locks, barriers*) to handle memory access contention.



- Two different types of memory access:
- UMA: Uniform Memory Access vs NUMA Non-Uniform Memory Access

### UMA vs NUMA

- UMA: i.e Symmetric Multi-Processing architecture
- Any processor (core) can access any memory location with the same access time / latency (!!!)



- SMP is effective and easy to program but scaling is limited to few processors... (Multi-Core)
- It's really complex (almost unfeasible?) to ensure "uniform access" when hundreds of CPU compete to access data in memory...

## UMA vs NUMA

#### • NUMA

• Every processor (core) owns its (private) *local* memory and can access in parallel *remote* memory of others processors (cores), using high performance (hopefully, low latency) inteconnection network.



- Programming NUMA may be more difficult than programming UMA
- Very good scaling for "hybrid" architectures like NUMA SMP processors
  - New generation multi-proc of multi-core, AMD Hypertransport, INTEL QPI,...



#### Network architectures

Network Topology is how the processors are connected (Direct point-to-point and switched).

- 2D or 3D *Torus mesh*: is simple and ideal for programs with mostly nearest-neighbour communication.
- *Hypercube*: minimizes number of "hops" between processors, many wires/channels
- *Switched network*: all processors connected through hyerarchical layers of high-speed switches. Overhead but quite fast especially for limited number of computing nodes



# Performance

- Latency per message (unloaded network)
- Throughput
  - Link bandwidth
  - Total network bandwidth
  - Bisection bandwidth
- Congestion delays (depending on traffic)
- Cost
- Power
- Routability in silicon

#### Parallel programming at a glance: OpenMP

- OpenMP (Open Multi Processing)
  - specification for a set *compiler directives, library routines, and environment variables* (compiler can skip them...)
  - target is shared memory -> multi-core processors
  - support for Fortran and C/C++ programs.
- A simple example of OpenMP use...

```
#include<stdio.h>
#include<omp.h>
main(){
    int id;
#pragma omp parallel
    {
        id = omp_get_thread_num();
        printf("Hello from process%d!/n", id);
    }
}
```

#### • ... and its output

from	process	0
from	process	1
from	process	2
from	process	3
	from from from	from process from process from process from process

#### Parallel programming at a glance: MPI

- *MPI* (Message Passing Interface): an API for writing clustered applications
  - a library of "calls" to coordinate execution of multiple processes (optionally on multiple nodes)
  - provides *point-to-point* and *collective* communications in Fortran, C e C++
  - Multiple implementations (OpenMPI, MPICH, MVAPICH;...) leverage on 25 years of cluster computing and MPP practice
- MPI applications use the most common computing path in parallel programming:
  - Run the same program on P processing elements where P can be arbitrarily large.
  - Use the rank (an ID ranging from 0 to (P-1)) to select between a set of tasks and to manage any shared data structures.
- but needs explicit data movement coding...

(日) (四) (日) (日) (日)

It's easy and straightforward...

```
#include<stdio.h>
#include <mpi.h>
int main (int argc, char **argv)
{
   int rank, size;
  MPI_Init (&argc, &argv); /* Init and build MPI. Required...*/
   MPI_Comm_rank (MPI_COMM_WORLD, &rank); /* Every process has
its own rank */
   MPI_Comm_size (MPI_COMM_WORLD, &size); /* Amount of total
processes in the job */
   printf( "Hello from process %d of %d\n", rank, size);
   MPI_Finalize(); /* Free MPI. Required... */
  return(0):
   }
```

(日) (同) (三) (三)
#### Parallel programming at a glance: MPI version of "parallel hello"

A bit more complicated: explicit data communications and src/dest selection..

```
#include<stdio.h>
#include <mpi.h>
int main (int argc, char **argv)
ſ
              int rank. size:
              MPI_Init (&argc, &argv);
              MPI Comm rank (MPI COMM WORLD, &rank);
              MPI_Comm_size (MPI_COMM_WORLD, &size);
               if (rank != 0){
                             sprintf(message, "Hello from process %d!", rank);
                            dest = 0:
                             MPI_Send(message, strlen(message)+1, MPI_CHAR, dest,
                                                                        tag, MPI_COMM_WORLD);
              }
              else { /* my_rank = 0 */
                             for (source = 1; source < size; source++){</pre>
                                           MPI_Recv(message, 100, MPI_CHAR, source, tag,
                                                                                       MPI_COMM_WORLD, &status);
                                           printf("%s/n", message);
                                 }
                       }
              MPI_Finalize();
              return(0);

    A B A A B A A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
    A
```

MPI	OpenMP			
Same standard(s) available for different vendors and plat- forms	Specific implementation for different compilers			
Targets both distributed as	Targets shared memory sys-			
well as shared memory system	tems only			
Support for process and	Only thread based parallelism			
thread based parallelism (i.e.	(i.e. good for multi-core sys-			
good for networked systems)	tems)			
Messages based	Directives based			
Overheads associated with transferring message from one process to another	No overheads, as thread can share variables			
Flexible and expressive	Easier to program and debug			

Image: A matrix

æ

# Issues for scalability

- Access latency to remote data memory.
  - MP introduces time overhead typically 10-100 uS equivalent of 10<sup>5</sup> 10<sup>6</sup> FP operations...
- Communication *bandwidth* has to be large enough for feeding processors
  - first order evaluation: 3 64 bit words per operation  $\rightarrow$   $10^{11}$  *Flops* \* 24*Bytes* = 2*TB*/*s*
  - to be multiplied for the number of nodes.....
  - many technics (algorithmic and technological) to mitigate the effects but not enough
- porting of sequential applications may be not easy since every data movement is explicit and source/target has to be identified

## Hybrid Supercomputer: CPU + Accelerators

Most high-end HPC systems are characterized by hybrid architecture



- ASIP, FPGA or commodity components (GPGPU...)
- Better \$/PeakFlops: offload cpu task to accelerator able to perform faster
- May consume less energy and may be better at streaming data.
- —> warning!!!:
  - computing efficency  $\epsilon$  (Sustained/Peak) not impressive
  - it's a function of accelerator and network...

	Banny		NormBat	Tynck gerdae.	Paster (Physi)	inachter (Physi	Sintery	Part MA	historia d
Tarte?	Day	L	3600 0010-918-	Appen 198	95	33.5	SIX.	:72	Markley.
iur.	(Ex)()Ex)	4	18090(10904-009)	Common + KODE	29.1	12,2	23	6.2	Cay Gerle
Pulkel	20.01.44		SZACOPIERAS)	9 x + 6 () +	2.4	×.	1970	24	1.944
Same	154-1400	-	930	Apre - 198	8.5	st	90e	45	hidare.

38 / 70

- Heterogeneous CPU/GPU systems: CPU for sequential code, (GP)GPU for parallel code
- Impressive use of state-of-the-art technologies
  - Example NVidia Tesla: 3D stacked mem, Proprietary GPU-GPU interconnect (NVLink), multi (10) TFlops/Proc, power effective...
- Processing is highly data-parallel (i.e. good for data parallel applications)
  - GPUs are SIMD-like and highly multithreaded: many parallel threads (up to  $10^3...$ ) distributed on many cores  $(10^2 10^3)$
  - Graphics memory is wide  $(N * 10^2 \text{ bits})$  and high bandwidth (N \* Ghz per bit line).
- Programming languages standard (DirectX, OpenGL, OpenCL) or proprietary (NVidia Compute Unified Device Architecture (CUDA))



#### Accelerators: GPU

NVidia Pascal P100 and the last generation Volta V100 (1.5x) recently announced...

***	
200 CEA CHI	COLUMN OF STREET, SALES AND THE OWNER, SALES
2 × 77 * - 5 = 7 = 5 + der	Construction of the second sec
1. 4 4 7 K K K K K	
ACCESSION DIRECT	
HR In 2 + 3	DOCR ARE RANDOMOTH
HBW2 : 7	20GB/SEC BANDWIDTH
HBW2 : 7	20GB/SEC BANDWIDTH
HBW2 : 7	20GB/SEC BANDWIDTH

Sec. 10.	Sec.1	-	-	
	- 25	1.855	12	
84	×	2.0 24	1.1.1	- 3
Sec. 20.08	16:	-		
-			10.00	****
				a serie
Silles.	4.4		1. 10	1.1.4*
And a	- 21	1.7.11.197	1117.04	177.945
17 MA	-84	100	410	2004
		·		
Aurilia.	2.00	A. 10.7 M		100
face by could	4.4*	CAN'NS.		111403
**			Acres	-
hati.	1016	2.1. 14	-18-	+ * *
	De at	india d	24	×1 •
USER-			100	

#### NVLINK - GPU CLUSTER



## Accelerators: INTEL PHY (ex-MIC)





P. Vicini (INFN Rome)

OSC School 2017

Perugia - June 6, 2017

41 / 70

## An emerging new player in hybrid HPC: FPGA

- Stratix10 high-end, introduction 2016
- INTEL TriGate 14nm -> 30% less than old generation power consumption
- 96 transceivers @32Gbps (56Gbps?) for chip-to-chip interconnection and @28Gbps for backplane/cable interconnection
- Many industrial standards supported included CAUI-x (Nvlink)
- tons of programmable logic @1GHz
- ...and "for free"
  - 10 Tflops of DSP single precision FP
  - HMC (3D mem, high bandwidth) support
  - Multiple (4->8) ARM Cores (a53/57) @1.5GHz
- Similar in performance: XILINX Zynq UltraScale+ MPSoC Devices



#### Low power CPU: ARM

- ARM is the only "European" CPUs maker
- Innovative business model: ARM sell Intellectual Properties hw/sw instead of physical chip;
  - 1100 licenses signed with over 300 companies and royalties received on all ARM-based chips
  - Pervasive technology: Android and Apple phones and tablets, RaspberryPI, Arduino, set-top box and multimedia, ARM-based uP in FPGA, ...





• From 1990, 60 billion of ARM-based chips delivered



- Architecture specialised for embedded/mobile processors:
  - low power, low silicon area occupation, real-time, scalable, energy-efficient
- few generations of high end (64 bits) processors delivered
  - current Cortex Axx ARM V8-A enabling multi-core ARM-based processors
  - complete IP portfolio

P. Vicini (INFN Rome)

OSC School 2017

Perugia - June 6, 2017

43 / 70

## ARM & HPC

Several attempts to use ARM low power processors in high end computing

- Server and micro-server ARM-based
  - AMCC X-gene 3, 32 v8-A cores@3GHz,
  - CAVIUM ThunderX SoCs up to 48 v8-A cores@2.4GHz
  - Broadcom/Qualcomm multi-core, Samsung SoC Exynos
- EU-funded projects
  - Mont-blanc project (BSC)
  - UniServer
  - ....





- INFN COSA project measured energy efficiency of low power architecture ARM based for scientific computing (Astrophysics, Brain simulation, Lattice-Boltzmann fluid-dynamics,..). On average:
  - ${\sim}3x$  ratio x86 core / ARM core performances
  - $\bullet\,$  but  ${\sim}10 x$  ratio x86 core / ARM power consumption
  - -> ARM architectures 3x less energy to solution for scientific applications

#### The needs for ExaScale systems in science



- HPC is mandatory to compare observations with theoretical models
- HPC infrastructure is the theoretical laboratory to test the physical processes.
- HPC for Big Data...

Let's talk of Basic Science...

- High Energy & Nuclear Physics
  - LQCD (again...), Dark-energy and dark matter, Fission/Fusion reactions (ITER)
- Facility and experiments design
  - Effective design of accelerators (also for Medical Physics, GEANT...)
  - Astrophysics: SKA, CTA
  - ...
- Life science
  - Personal medicine: individual or genomic medicine
  - Brain Simulation <- HBP (Human Brain Project) flagship project.</li>

45 / 70

Just to name a few ....

- Power efficiency and compute density
  - huge number of nodes but limited data center power and space
- Memory and Network technology
  - memory hierarchies: move data faster and closer...
  - increase memory size per node with high bandwidth and ultra-low latency
  - distribute data across the whole system node set but access them with minimal latency...
- Reliability and resiliency
  - solutions for decreased reliability (extreme number of state -of-the-art components) and a new model for resiliency
- Software and programming model
  - New programming model (and tools) needed for hierarchical approach to parallelism (intra-node, intra-node, intra-rack....)
  - system management, OS not yetready for ExaScale...
- Effective system design methods
  - CO-DESIGN: a set of a hierarchical performance models and simulators as well as commitment from apps, software and architecture communities

46 / 70

- $\bullet$  General agreement on the fact that data center power budget is less than 20  ${\rm MW}$ 
  - half for cooling -> only 10MW for active electronics
- Current processors performances are
  - multi-core CPU: 1 TFlops/100W
  - GPGPU: 5-10 TFlops/300W but worst sustained/peak (and needs CPU) so only a factor 1.5 better
  - add few tens of watt for distributed storage and memory per node
- ExaScale sustained (where  $\epsilon = 50\% 70\%)$ 
  - 10<sup>6</sup> computing nodes
  - 100 MW of power -> low power approach is needed

70

- Current computing node assembly:
  - 8 processors into 1U box
  - ~30 1Uboxes per 42U rack (25% of volume dedicated to rack services)
- Summing up
  - 4000 racks per ExaFlops sustained
  - 6000 m<sup>2</sup> of floor space
  - service racks (storage, network infrastructure, power&controls, chillers,...) not included (!!)



- It needs:
  - New mechanics for denser systems
  - New cooling technology (liquid/gas cooling) for reduce impact of cooling system on power consumption and data center space

70

#### Big numbers, big problems: data locality



Needed improved hierarchical architectures for memory and storage

- distributed hierachical memory
- zero-copy through R(emote)DMA, P(artitioned)G(lobal)A(ddress)S(pace) leveraging on affinity to exploit data locality
- low latency, high bandwidth network

## Next (almost) ExaScale systems around the World

- US CORAL (Collaboration of Oak Ridge, Argonne, and Livermore) project, 525+M\$ from DOE, for 3 100-200 PetaFlops systems in 2018-19 (Pre-Exascale system), ExaScale in 2023
  - Summit/Sierra OpenPower-based (IBM P9 + NVidia GPU + Mellanox) 150(300) PFLops/10MW
  - Aurora Intel-based (CRAY/INTEL, Xeon PHI Knights Hill, Omnipath) 180(400) PFlops/13MW
- JAPAN FLAGSHIP2020 RIKEN + Fujitsu
  - derived from Fujitsu K-computer, SPARC64-based + Tofu interconnect, delivered in 2020
- CHINA ??? , NUDT + Government
  - ShenWei and FeiTang CPUs plus proprietary GPU and network... delivered in 2020





A B A A B A

Perugia - June 6, 2017 50 / 70

#### What next in Europe?



# European Commission President Jean-Claude Juncker



"Our ambition is for Europe to become one of the top 3 world leaders in high-performance computing by 2020"

> Perich German Conference on Digita ; Poris, 27 October 2015

--> EuroHPC: 7 countries agreement on pushing HPC development in Europe (Digital Day, March 2017)

P. Vicini (INFN Rome)

OSC School 2017

Perugia - June 6, 2017 51 / 70

## What next in Europe?



#### HPC Objectives (3)

- Acquisition (in 2000-2021) of 2 operational pre-seascale and (in 2022-2023) two full seascale mechines (of which one based on Daropsen technology)
- Interconnection and federation of national and European HPC resources and creation of an HPC and Big Data service infrastructure facility
- Demonstrating and basing technology performance towards essociate through scientific & industrial compute-intensive applications



 HPE and Big Data PPPL PRACE, GEART, BTL.



- 1.7 BC for the interconnection and federation of superconnecting inhestructures
- 0.5 BC for processor and for wider access to PPC facilities for BMEs
- LS-LS BE for domo and secting of industrial applications.

• Total: 4.7 - 5.2 BEuro needed....

STR. Della

- mainly from National and Regional funds...
- 1.5 BEuro for sytems procurement

P. Vicini (INFN Rome)

#### What next in Europe?



## ExaNeSt: FETHPC 2014



ExaNeSt: European Exascale System Interconnection Network & Storage

- EU Funded project H2020-FETHPC-1-2014
- Duration: 3 years (2016-2018). Overall budget about 7 MEuro.
- Coordination FORTH (Foundation for Research & Technology, GR)
- 12 Partners in Europe (6 industrial partners)

"...Overall long-term strategy is to develop a European low-power high-performance Exascale infrastructure based on ARM-based micro servers..."

- System architecture for datacentric Exascale-class HPC
  - Fast, distributed in-node non-volatile-memory
  - Storage Low-latency unified Interconnect (compute & storage traffic)
    - RDMA + PGAS to reduce overhead
- Extreme compute-power density
  - Advanced totally-liquid cooling technology
  - Scalable packaging for ARM-based (v8, 64-bit) microserver
- Real scientific and data-center applications
  - Applications used to identify system requirements
  - Tuned versions will evaluate our solutions

## ExaNeSt ecosystem

- EuroServer: Green Computing Node for European microservers
  - UNIMEM PGAS model among ARM computing nodes
- INFN EURETILE project: brain inspired systems and applications
  - APEnet+ network on FPGA + brain simulation (DPSNN) scalable application
- Kaleao: Energy-efficient uServers for Scalable Cloud Datacenters
  - startup company interested in commercialisation of results
- Twin projects: ExaNode and EcoScale
  - ExaNode: ARM-based Chiplets on silicon Interposer design
  - EcoScale: efficient programming of heterogenous infrastructure (ARM + FPGA accelerators)



#### ExaNeSt prototypes



• Computing module based on Xilinx Zynq UltrScale+ FPGA...

- Quad-core 64-bit ARM A53
- $\bullet~{\sim}1$  TFLOPS of DSP logic
- ... placed on small Daugther Board (QFDB) with
  - 4 FPGAs, 64 GB DDR4,
  - 0.5-1 TB SSD,
  - 10x 16Gb/s serial links-based I/O per QFDB
- mezzanine(blade) to host 8 (16 in second phase) QFDBs
  - intra-mezzanine QFDB-QFDB direct network
  - lots of connectors to explore topologies for inter-mezzanine network

- ExaNeSt high density innovative mechanics...
  - 8(16) QFDBs per mezzanine
  - 9 blades per chassis
  - 8-12 chassis per rack
- ...totally liquid cooling
  - track 1: immersed liquid cooled systems based on convection flow
  - track 2: phase-change (boiling liquid) and convection flow cooling (up to 350 kW of power dissipation capability...)



- $\sim 7 PFlops$  per racks and 20 GFlops/W
- Extrapolating from current technology, ExaNeSt-based Exascale system with 140 racks, 21M ARM cores and 50MW

P. Vicini (INFN Rome)

OSC School 2017

Perugia - June 6, 2017

58 / 70

## ExaNeSt Interconnect

ExaNeSt is working testbed FPGA-based to explore and evaluate innovative network architectures, network topologies and related high performance technologies.

- Unified approach
  - merge interprocessor and storage traffic on same network medium
  - PGAS architecture and RDMA mechanisms to reduce communication overhead
- innovative routing functions and control flow (congestion managements)
- explore performances of different topologies
  - Direct blade-to-blade networks (Torus, Dragonfly,...)
  - Indirect blade-switch-blade networks
- All-optical switch for rack-to-rack interconnect (ToR switch)
- Support for resiliency: error/detect correct, multipath routing,...
- Scalable network simulator to test large scale effects in topologies







P. Vicini (INFN Rome)

Perugia - June 6, 2017 59 / 70

#### ExaNeSt highlights: network userspace results

First sketch of test (user space) writes commands/data to the hardware



 single and dual hops test; no DMA, no interrupts, no system-wide locking and no fast virtual-to-physical address translation: sub-μS latency



# Co-design approach

- Applications define quantitative requirements for the system under design
- Applications evaluate the hw/sw system
- Applications list:
  - Cosmological n-Body and hydrodynamical code(s) (INAF)
    - Large-scale, high-resolution numerical simulations of cosmic structures formation and evolution
  - Brain Simulation: DPSNN) (INFN)
    - Large scale spiking behaviours and synaptic connectivity exhibiting optimal scaling with the number of hardware processing nodes (INFN).
    - Mainly multicast communications (all-to-all, all-to-many).
  - Weather and climate simulation (ExactLab)
  - Material science simulations (ExactLab and EngineSoft)
  - Workloads for database management on the platform and initial assessment against competing approaches in the market (MonetDB)
  - Virtualization Systems (Virtual Open systems)

A B A A B A A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A

### ExaNeSt storage



- Distributed storage: NVM close to the computing node to get low access latency and low power access to data
- based on BeeGFS open source parallel filesystem with caching and replication extensions
- Unified interconnect infrastructure per storage and inter-node data communication
- Highly optimized I/O path in the Linux kernel

P. Vicini (INFN Rome)

OSC School 2017

### EuroExa: FETHPC 2016

#### Pogrer Fuu Triue Co-dei gred finnewit en und System fin Kenftent Descale Computing in Europe. From Applications to School

Accessor: EuropXA

Silicon

Prom. Applications to 3

Work Process Lower Fritting 41-2016

TreeBeAcrese Research and Innevation Action (84).

NAME OF COORDINATING PLISCOR DY, GROUPING COMPLEX





#### LIST OF PARTICIPARTS

Participant Organization name	Start	County
Invitational Communications and Compares Systems	TC/S	61
University of Handbacher	UNDERS.	72
Baccelona Supercomparing Center	20	65
Foundation for Recombined Technology - Holins	<b>FORM</b>	- 64
being weather and a slopp to a little structure.	21.2	
Enstrumburghtain Histori-Classrop ina cambrane BHLC VEW	DOX.	EL
Zersiloint Deducutgies All	31	=
) wrong a twa and will a wolege and 1.4 h	E.B.	. e
Al insu software util	ALLAN	- 6
Synchina Lynch Phren, Autorachanera el Dilegi kolumber Monopera opi DVL	505	
Murcher Trebnologies Leuteri	NING	- C
No. Const. Re-	0.004	- 11
Inthuto Nationale di Fisica Nucleare	DTS	=
A Date Surfamile (DAtechter)	DAVE.	
Koopen Balesfer Mahan Suga Aralan Banasia	IC VAL	IN1
) mant offer Sease fecharizour Foundations given veges and beit no sold angle as	16205	14
	Participan Organization name Institute of Communications and Compare: Systems United by Communications and Compare: Systems United by Communications of Compare: Systems Developed Systems of the booking (Ed.) Solar wave and a signification control of Ed. V277 ZereVeld Technologies 22 Learns theorem and CyreTens (CyreTechnol Astronolise and a Compare: Hell V277 ZereVeld Technologies 22 Learns theorem and CyreTechnologies 23 Learns theorem and CyreTechnologies 20 Learns theorem and CyreTechnologies 20 Learns theorem and Development 21 Learns theorem and Development 25 Learns theorem and Development 25 Learns theorem and Development 25 Learns theorem and Systems Development 25 Learns theorem and Systems and Systems and Development 25 Learns theorem and Systems and Systems and Development 25 Learns theorem and Systems and Systems and Development 25 Learns theorem and Systems and Systems and Development 25 Learns theorem and Systems and Systems and Development 25 Learns theorem and Systems and Systems and Development 25 Learns theorem and Systems and Systems and Development 25 Learns theorem and Systems and Systems and Development 25 Learns theorem and Systems and Systems and Development 25 Learns theorem and Systems and Systems and Systems and Development 25 Learns theorem and Systems and Systems and Systems and Systems and Development 25 Learns theorem and Systems and	Participant Organization name         Skarti- Human           Invitation of Communitations and Compares Systems         YUS           University of Names interference Systems         YUS           Devices of operating Critics         WE           Devices of operating Critics         WE           Science and the degree of the bandless         Points           Science and the Compares Operating         Points           Science and the Compares Operating         Points           Device and the Compares Operating         Points           Device and the Compares Operating         Points           All hear selecters of the Science of Displacement of Neuroperatory IEEE         Points           Device The Week goes in the I         Points           Numer Science Science of Displacement of Di

P. Vicini (INFN Rome)

## EuroExa: abstract(1)

... EuroEXA brings a holistic foundation from multiple European HPC projects and partners together with the industrial SME (MAXeler for FPGA data-flow; ICEotope for infrastructure; ARM for HPC tooling and ZPT to collapse the memory bottleneck)...

-> Computing platform as a whole thanks to consortium based on SME and key European academic partners

... co- design a ground-breaking platform capable of scaling peak performance to 400 PFlops in a peak system power envelope of 30MW ... we target a PUE parity rating of 1.0 through use of renewables and immersion-based cooling... modular-integration approach, novel inter-die links and the tape-out of a resulting EuroEXA processing unit with integration of FPGA for prototyping and data-flow acceleration.

-> challenging targets achievable through adoption of beyond-state-of-the-art tech.

... a homogenised software platform offering heterogeneous acceleration with scalable shared memory access...

... a unique hybrid, geographically-addressed, switching and topology interconnect within the rack offering low-latency and high-switching bandwidth...

... a rich mix of key HPC applications from across climate/weather, physics/energy and life-science/bioinformatics domains

... deployment of an integrated and operational peta-flop level prototype hosted at STFC, monitored and controlled by advanced runtime capabilities, equipped by platform-wide resilience mechanisms.

## EuroExa (few) details

• high efficiency computing node with low latency (local and remote) memory access...





## EuroExa (few) details

• Balanced, hierarchical network...



### EuroExa methods...

 EuroExa will use a strong co-design approach and incremental system design and integration





	V9/3	992	0.64	WW.	990	O.Fo	1000 2000
4.2	30 3	. 65	20	1	. n	- 'E	112
UNIMAN .	0	24	6	151	- 40	4	554
- 240C	- 15	40	- 94	6		4	3.94
POD:T11	1	29		. 22	30	<	\$10
erre	. 1	35		. 5	35	3.	. 300 -
DEL		30	5		- Q.	5 . ·	- 44
SPT	21		4	142	(P)		61
1.3		· •	- F.	14		0	1.0
AP.8	- 01 - 1	31		2		10	32
508	1		× .		- 6	5.0	- 73
94732	- t	. 6	- 94		0	3	100.0
SIM.	34	40	14		- 0	10	- 26
15(H		21	24	6.0	44	1	118
15.64	1	47	-		N	1	-
A UAP	1.	39			. P.	2	12
F2/08	- 14 - 13	· • •	7		0	2.5	71
			10		1	Tes PVS	TTPS

- Start date and duration: September 1st, 2017, 42 months
- Total budget: 20MEuro ( >7MEuro for hardware procurement and NRE for silicon);
- INFN and UniFE mainly in :
  - benchmarking through applications: neural network simulator (RM1, link with HBP projects), LBE simulation (UniFE)
  - Network design at sub-rack level (RM1)
- INFN budget: 730 kEuro, 3 FTEs for the whole project duration

- HPC has a long and successfull history (mainly not-European...)
- Fundamental scientific and engineering computing problems needs (again) ExaScale computing power
- The race toward ExaScale is started and Europe is trying to compete with established and emerging actors (USA, Japan, China,...) pushing for HPC technologies developments (EuroHPC, EXDCI, IPCEI,...)
- Many challenging issues require huge R&D efforts: power, interconnect, system packing and effective software frameworks
- ExaNeSt and EuroExa will contribute to the evaluation and selection of ExaScale enabling technologies, leveraging on Europe traditional expertise: embedded systems (ARM), excellence in scientific programming, design of non-mainstream network architecture